



SBC 7000 DSP-LC FPGA Upgrade

Method of Procedure

Document ID: 550-06210 Document Version: 1.0

Confidential and Proprietary © 2014 DO NOT REPRODUCE

Copyright

Copyright © 1999 - 2014 Sonus Networks, Inc. All rights reserved. Printed in the U.S.A. This item and the information contained herein are the property of Sonus Networks, Inc. This publication may be used, copied, or distributed only in accordance with the terms of the license agreement. Any other use, reproduction, or distribution may occur only upon Sonus' prior written consent.

Third-Party Copyrights

Open BSD Copyright (c) 1982, 1986, 1990, 1991, 1993. The Regents of the University of California. All rights reserved. THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the above disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the disclaimer in the documentation and/or other materials provided with the distribution.
- 3. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

Disclaimer and Restrictions

The material in this publication is for information only and is subject to change without notice. This material does not constitute a commitment on the part of Sonus Networks, Inc. While reasonable efforts have been made in the preparation of this publication to assure its accuracy, Sonus Networks, Inc. assumes no liability resulting from technical or editorial errors or omissions, or for any damages whatsoever (including, but not limited to, incidental, special, or consequential damages) resulting from the furnishing, performance, or use of the information contained herein. Sonus Networks, Inc. reserves the right to revise this publication, and to make changes on the content hereof without notice.

The information in this document may be used by customers solely for the use and understanding of Sonus Networks' products and solutions. This document is not meant to define an interface between Sonus products and any third party hardware or software. Sonus reserves the right to change the design and implementation used for any of the tables, screens, field names, etc. to enhance its products as it sees fit.

Warranties

THIS INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.

REFERENCES TO CORPORATIONS, THEIR SERVICES AND PRODUCTS, ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED. IN NO EVENT SHALL SONUS NETWORKS BE LIABLE FOR ANY SPECIAL, INCIDENTAL, INDIRECT OR CONSEQUENTIAL DAMAGES OF ANY KIND, OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER OR NOT ADVISED OF THE POSSIBILITY OF DAMAGE, AND ON ANY THEORY OF LIABILITY, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS INFORMATION.

Descriptions of, or references to, products, services or publications within Sonus Networks' documentation do not imply endorsement of that product, service or publication. Sonus Networks makes no warranty of any kind with respect to the subject matter included herein, the products listed herein, or the completeness or accuracy of the information. Sonus Networks specifically disclaims all warranties, express, implied or otherwise, including without limitation, all warranties of merchantability and fitness for a particular purpose.

THIS PUBLICATION COULD INCLUDE TECHNICAL INACCURACIES OR TYPOGRAPHICAL ERRORS. CHANGES MAY BE PERIODICALLY MADE TO THE INFORMATION HEREIN.

Trademarks

Sonus, the Sonus logo, Open Services Architecture, Insignus, SMART, Sonus Insight, SBC 5100TM, SBC 5200TM, IMX, NBS9000, NBS4000, NBS4010, Atreus Systems, the Atreus logo, and Insight xAuthority are either registered trademarks or trademarks of Sonus Networks, Inc. — Open Services Partner Alliance and SonusCARE are service marks of Sonus Networks, Inc. The Sonus Networks, Inc. trademarks may not be used in connection with any product or service that is not Sonus Networks' in any manner that is likely to cause confusion among customers or in any manner that disparages or discredits Sonus Networks, Inc.

Third-Party Trademarks

Apache is the http server, and Tomcat is the Servlet/JSP container developed by the Apache Software Foundation. — Rapid Service Introduction (RSI) System is a trademark of BayPackets, Inc. — Borland is a registered trademark, and AppServer is a trademark of Borland Software Corporation. — Dot Hill and SANnet are trademarks of Dot Hill Systems Corp. — Eclipse is a trademark of Eclipse Foundation, Inc. GoAhead and SelfReliant are registered trademarks of GoAhead Software, Inc. — IBM, Netcool, Rational, ClearCase, and WebSphere are registered trademarks of International Business Machines Corporation in the United States, other countries, or both. — Intel, Xeon, and Pentium are registered trademarks of International Business

United States and/or other countries. — Iomega is a registered trademark of the Iomega Corporation, a wholly owned subsidiary of the EMC Corporation. - Macromedia is a registered trademark, and JRun is a trademark of Macromedia, Inc. in the U.S. and/or other countries. — DataDirect is a registered trademark of Progress Software Corporation. — Linux is a registered trademark of Linus Torvalds in the United States and/or other countries. — Microsoft, Microsoft Internet Explorer logo, Windows, Windows NT, Windows XP, and/or other Microsoft products referenced herein are either registered trademarks or trademarks of Microsoft Corporation in the U.S. and/or other countries. - MySQL is a registered trademark of MySQL AB in the United States, the European Union and other countries. — Netscape is a registered trademark of Netscape Communications Corporation in the U.S. and other countries. — Nokia is a registered trademark of Notia Corporation. — Oracle, JD Edwards, PeopleSoft, and Siebel are registered trademarks of Oracle Corporation and/or its affiliates. - Palm OS and Palm Powered are registered trademarks, and Palm is a trademark owned by or licensed to Palm, Inc. - Red Hat, RPM, JBoss, and all Red Hat-based trademarks are trademarks or registered trademarks of Red Hat, Inc. in the United States and/or other countries. Sage Instruments is a copyright of Sage Instruments, Inc. — Service Availability and the Service Availability logo are trademarks used with the permission of their owner. — SnowShore, SnowShore Networks, and N20 are trademarks of Cantata Technology Inc. — SSH is an IETF protocol and OpenSSH is a derivative of the original and free ssh 1.2.12 release by Tatu Ylonen. SSH Secure Shell is a trademark of SSH Communications Security Corp. — Sun, Sun Microsystems, Java, JumpStart, Netra, Solaris, Solstice DiskSuite, and all trademarks that contain Sun, Solaris, or Java are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the United States and other countries. — iPlanet is a division of Sun Microsystems, Inc. — All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. — Telcordia is a registered trademark and LERG is a trademark of Telcordia Technologies, Inc. in the United States, other countries, or both. --- Signalware is a registered trademark of Ulticom, Inc. - UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. - VeriSign is a registered trademark, and Thawte Consulting is a wholly owned subsidiary of VeriSign, Inc. - Veritas is a trademark of Symantec Corporation or its affiliates in the U.S. and other countries. - WebLogic is a registered trademark of BEA Systems, Inc.

All other product names mentioned herein are trademarks, service marks, registered trademarks, or registered service marks of their respective owners.

FCC Compliance

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at the user's own expense.

Compliance with Applicable Laws and Export Control Laws

Use of the information in this publication is governed by all applicable federal, state, and local laws. All information available in this publication is subject to U.S. export control laws and may also be subject to the laws of the country where you reside. Sonus Networks makes no representation that the content on this site is appropriate or available for use in other locations, and access to it from territories where the content is illegal and prohibited.

All Sonus Networks, Inc. products and publications are commercial in nature. Use, duplication, or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 and FAR 52.227-19.

Embedded Software

Oracle Enterprise Edition is an embedded part of the Sonus product line. The programs included herein are subject to a restricted use license and can only be used in conjunction with this application. You are not allowed to navigate or modify the underlying database schema unless explicitly authorized in writing by Sonus.

Use and Distribution

This document is protected under the copyright laws of the United States of America. This work contains proprietary information of Sonus Networks, Inc. Use, disclosure, or reproduction in any form is strictly prohibited without prior authorization by Sonus Networks, Inc.

Problems or Questions

For problems or questions regarding new functionality, contact the Sonus Technical Assistance Center (TAC):

- +1 (888) 391-3434 In the United States
- +1 (978) 614-8589 (International)
- +1 (978) 614-8609
- E-mail: <u>support@sonusnet.com</u>

To log Sonus incidents, please proceed to the following web site:

https://customers.sonusnet.com

Technical support only applies to the products and services provided by Sonus Networks. If you need assistance with any product or service not provided by Sonus, consult the respective vendor's user manual for contact information.

CONTENTS

1 INTRODUCTION							
	1.1	OVERVIEW	.1				
	1.2	TARGET PLATFORM	.1				
	1.3	TARGET FIRMWARE AND FPGA VERSION	.1				
2	2 HOW TO VERIFY FPGA VERSION						
3	PRO	CEDURE	2				
3	PRO 3.1	CEDURE	2 .2				
3	PRO 3.1 3.2	CEDURE Uploading DSP-LC file in BMC Web GUI Preparing BMC for FPGA Programming Utility	.2 .5				
3	PRO 3.1 3.2 3.3	CEDURE Uploading DSP-LC file in BMC Web GUI Preparing BMC for FPGA Programming Utility Programming FPGA Utility	.2 .5 .6				
3	PRO 3.1 3.2 3.3 <i>3.3.1</i>	CEDURE UPLOADING DSP-LC FILE IN BMC WEB GUI PREPARING BMC FOR FPGA PROGRAMMING UTILITY PROGRAMMING FPGA UTILITY 1 Verify Block (Optional)	2.2 .5 .6				

1 Introduction

1.1 Overview

This Method of Procedure (MOP) is intended to provide detailed instructions for upgrading the SBC 7000 DSP-LC FPGA from the BMC GUI.

1.2 Target Platform

This Method of Procedure (MOP) is intended only for upgrading the FPGA image of an SBC 7000 DSP-LC card.

1.3 Target Firmware and FPGA Version

This Method of Procedure (MOP) is intended to be used only for upgrading the FPGA image of an SBC 7000 DSP-LC card when the system is running firmware version 1.25.0, and the DSP-LC card has an FPGA image version that is older than 2014/06/11. To verify the FPGA version, refer to section 2 "How to Verify FPGA Version" for guidance.

2 How to Verify FPGA Version

Run the following command to verify the FPGA version:

- 1. Execute the steps in section 3.2 "Preparing BMC for FPGA Programming Utility".
- 2. dsppldprogrammer -s[2,3,4,5] -t3 -aVERSION where -s[2,3,4,5] is the required slot number. This command displays current programmed flash fpga version.

Sample Output:

#dsppldprogrammer -s2 -t3 -aVERSION JAM STAPL ByteCode Player Version 2.2 Copyright © 1998-2001 Altera Corporation

LOADING DSP100 FPGA Header From SPI Flash...

Version: 2014/06/11 16:34:07 Image Length: 0x009b60cc

3. Reboot the BMC.

3 Procedure

3.1 Uploading DSP-LC file in BMC Web GUI

- 1. Untar/Extract the SBC 7000 firmware "*firmware-7X00-V01.25.00-R000_dsp_fic_fpga_20140611.tar.gz*". The tar file contains *firmware-7X00-V01.25.00-R000.img* and *dsp100_sps_fic2_0.bit* and associated .md5 files.
- 2. Login to BMC Web GUI.
- 3. Verify the BMC Version in the **Dashboard** (home screen) page. Make sure the BMC version is 1.25.0.
- 4. Click Firmware Update tab.

Figure 1 Firmware Update Tab

Sonus [®]					
Dashboard	Configuration	Remote Control	Firmware Update	Platform Manager Port 0	Platform Manager Port 1
Firmwa	re Update				
Please sel	ect the firmware file	e to be uploaded	- 1		
browse_		. <u>Upioa</u>	<u>.</u>		

5. Click **Browse** and select FPGA package file.

Figure 2 Browsing FPGA Package

6 So	nus®						
							ô root
Dashboard (Configuration Remot	te Contr	ol Firmware Update Platform Ma	nager Port 0 Plat	form Manager Po	rt 1	
Firmware	Update						
- Select and Up	load						
Please select	the firmware file to be up	loaded					
Reaura	Eile Unload						×
Browse			A COMPANY OF A COMPANY				
	GO V 📕 « firm	nware-7X(00-V01.25.00-R000_dsp_fic	0_dsp-fic-fpga	✓ Search firm	nware-1.25.0_dsp-fi	i 🔎
	Organize 🔻 Nev	v folder					0
		-	Name	Date modified	Туре	Size	
	Desktop		dsp100_sps_fic2_0.bit	7/2/2014 4:37 AM	X Bitmap File	9,945 KB	- 11
	Downloads		dsp100_sps_fic2_0.bit.md5	7/3/2014 2:43 AM	MD5 File	1 KB	- H
	💝 Dropbox	=	irmware-7X00-V01.25.00-R000.img	5/23/2014 10:28 AM	Disc Image File	24,577 KB	
	🔚 Recent Places		irmware-7X00-V01.25.00-R000.img.md5	7/29/2014 2:32 PM	MD5 File	1 KB	
	E Libertine						
	Music						
	Pictures						
	Videos						
		-					
		File nam	e: dsp100_sps_fic2_0.bit		✓ All Files (*.*)	1	-
					Open	Cancel	
		_					

6. Click Upload. This will take several minutes to upload.

Figure 3 Uploading FPGA Package

Sonus [®]	
Dashboard Configuration Remote Control Firmware Update Platform Manager Port 0 Platform Manager Port 1	⊖root (Administrator) C Refresh S Print E Logout HELPI
Firmware Update	
Steet and Upload Browse_ dsp100_sps_fic2_0 bit Upload	

7. After upload is completed, an "image verification encountered error" message appears. Click **OK** to ignore this error.

G Sonus®	
Dashboard Configuration Remote Control Firmware Update Platform Manager Port 0 Platform M	lanager Port 1
Firmware Update	
Select and Upload Browsedsp100_sps_fic2_0.bit Upload	
	Image verification encountered error
	ОК

Figure 4 Ignoring Image Verification Error Message

3.2 Preparing BMC for FPGA Programming Utility

- 1. Login to BMC GUI.
- 2. Click **Remote Control > Server Power Control** tab.

Figure 5 Server Power Control Tab

Sonus [°]	
	🔒 root (Administrator) 🛛 💭 Refresh 🛛 📚 Print 📑 Logout
Dashboard Configuration Remote Control Firmware Update Platform Manager Port 0 Platform Manager Port 1	
Power Control and Server Power Control	
The carrier series pares status is shown before to perform a power control operation, series one of the options series and press in control and press in control and press in control and press in control and press in the control operation, series one options series and press in control and press in the control operation, series one options series and press in the control operation, series one options series and press in the control operation, series one options series and press in the control operation operation, series options series and press in the control operation operat	
Host is currently on	
O Power Off Server - Immediate	
O Power Off Server - Orderly Shutdown	
O Power On Server	
O Power Cycle Server	
	Perform Action

3. Select Power Off Server – Orderly Shutdown and click Perform Action.

Figure 6 Orderly Shutdown of Host

Social

Powers

Instruction and Status

Power Control and Status

Power Of Sever - Instruction

Power Of Sever - Instruct

Note: This performs a graceful shutdown of the host and may take a few minutes.

Perform Action

4. Confirm the **Power off** status.

Figure 7 Power Off Status

Sonus"							
		B root (Administrator)	🗇 Refresh 👒 Print 📑 Logout				
Dashboard Configuration Remote Control Firmware Update Platform Manager Port 0 Platform Manager Port 1			HELP				
Power Control and Status							
The current server power status is shown below. To perform a power control operation, select one of the options below and press "Perform Action".							
Host is currently off							
O Power Off Server - Immediate							
O Power Off Server - Orderly Shutdown							
Power On Server							
O Power Cycle Server							
			Perform Action				

- 5. Login to BMC through ssh.
- 6. Stop the IPMI run using the following command:
 - /etc/init.d/ipmistack stop

3.3 Programming FPGA Utility

- 1. Login to BMC through ssh.
- 2. Run the following commands to program FPGA utility:
 - a. cd /var
 - b. cp upgrade/fw.img ./dsp100fpga.rom
 - c. dsppldprogrammer -s[2,3,4,5] -t3 -aPROGRAM dsp100fpga.rom

where -s[2,3,4,5] choose required slot number.

This takes around 15-20 minutes to complete.

Sample Output:

#dsppldprogrammer -s2 -t3 -aPROGRAM dsp100fpga.rom JAM STAPL ByteCode Player Version 2.2 Copyright © 1998-2001 Altera Corporation

Loading DSP100 FPGA Image from File [dsp100fpga.rom] to memory...COMPLETE Erasing DSP100 SPI Flash [Slot 0] ...COMPLETE

#

- 3. OPTIONAL verify. Execute the steps listed in verify block section if you want to verify.
- 4. Repeat steps 1 to 2 to program more DSP slots
- 5. Reboot the BMC after completion.

3.3.1 Verify Block (Optional)

- 1. Run the following command to verify the programming
 - a. dsppldprogrammer –s[2,3,4,5] -t3 –aVERIFY

where -s[2,3,4,5] is the required slot number.

Sample Output:

dsppldprogrammer -s2 -t3 -aVERIFY JAM STAPL ByteCode Player Version 2.2 Copyright © 1998-2001 Altera Corporation

Loading DSP100 FPGA Image from SPI Flash [Slot = 0]...COMPLETE

#

This takes around 20 minutes. This saves dsp100FpgaSlot_x.rom in /var

where x = [0, 1, 2, 3].

b. # dd if=dsp100fpga.rom of=dsp100fpga_cmp.rom bs=4 count=2545738

2545738+0 records in 2545738+0 records out

This command must be run only once and it takes about a minute to complete.

c. # diff dsp100fpga_cmp.rom dsp100FpgaSlot_x.rom

where x = [0,1,2,3] depending on the slot number of the DSP.

#

The successful *diff* command provides no output.

2. Reboot the BMC.